

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/605,100	09/09/2003	Tina J. Wagner	FIS920030249US1	2099
32074	7590 07/21/2006		EXAM	INER
INTERNATIONAL BUSINESS MACHINES CORPORATION			VU, DAVID	
DEPT. 18G	02		ART UNIT	PAPER NUMBER
BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			2818	
			DATE MAII ED: 07/21/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/605,100	WAGNER ET AL.				
Office Action Summary	Examiner	Art Unit				
	DAVID VU	2818				
The MAILING DATE of this communication ap Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep. If NO period for reply is specified above, the maximum statutory period.  - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 02 /	<u>May 2006</u> .					
2a)⊠ This action is <b>FINAL</b> . 2b)□ Thi	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) Claim(s) 21, 23-30, 32, 34, 35, 37, 39 and 40	is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6) Claim(s) 21,23-30,32,34,35,37,39 and 40 is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/	or election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examin	er.					
10)⊠ The drawing(s) filed on <u>03/29/05</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correct						
11)☐ The oath or declaration is objected to by the E	examiner. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12)☐ Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 119(a)	)-(d) or (f).				
a)□ All b)□ Some * c)□ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documer						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.						
See the attached detailed Office action for a lis	to the octained copies not receive	···				
Attachment(s)						
1) X Notice of References Cited (PTO-892)	4) Interview Summary					
<ol> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08</li> </ol>	Paper No(s)/Mail Da 5) Notice of Informal P	ate atent Application (PTO-152)				
Paper No(s)/Mail Date	6) Other:	,, ,				

Application/Control Number: 10/605,100

Art Unit: 2818

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

1. Claims 21, 23-30, 32, 34, 35, 37, 39 and 40 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Gilton (US Pat. 6,143,611) in view of Chang et al. (US Pat. 6,030,863, hereinafter Chang) and further in view of Lee et al. (US Pat. 6,261,911, hereinafter Lee).

Gilton discloses in figs. 5-7 a SOI MOSFET device (col. 1, lines 24-28) comprising: a substrate 32 with a top substrate surface upon which a gate electrode stack is formed; gate

Art Unit: 2818

electrode stack (col. 3, line 62 through col. 4, line 1) comprising: a polysilicon gate electrode 34 formed over a gate dielectric layer 33, gate dielectric layer 33 being formed on top substrate surface 32, polysilicon gate electrode 34 having a top gate electrode surface and having gate electrode sidewalls; sidewall spacers 50 formed on gate electrode sidewalls aside from gate electrode 34; a cap layer 35 having outer edges and a top formed on top gate electrode surface; a hard mask 39 formed on top of cap 35; notches formed in outer edges of cap layer 35 recessed from gate electrode sidewalls; notches in outer edges of cap layer 35 being filled with protective plugs 50 formed on top of gate electrode layer 34 (col. 5, lines 11-33); and sidewall spacers 50 reaching along polysilicon gate electrode sidewalls to above a level at which protective plugs 50 contact gate electrode 34 whereby sidewall spacers 50 are contiguous with and overlapping protective plugs 50 covering sidewalls of polysilicon gate electrode 33 and a raised source/drain region 62/64 on top of said silicon layer 32 aside from spacers 50 (col. 5, lines 42-47).

Gilton discloses the gate electrode comprising a polysilicon gate electrode 34 and a cap layer 35 having a notches formed in outer edges of cap layer 35 recessed from gate electrode sidewalls but fails to disclose the cap layer is an implanted amorphous silicon layer formed of germanium and silicon ions. However, Chang teaches amorphous silicon/ implanted amorphous silicon-germanium 60/polysilicon layer 20 is used for the gate electrode material (fig. 4 and col. 5, lines 12-20). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the device/the gate structure of Gilton by using the gate electrode material as taught by Chang, in order to increase the conductivity of the gate electrode (See Abstract).

The combination of Gilton and Chang discloses a MOSFET device as describe above. However, Gilton and Chang fail to disclose an epitaxial S/D region. Lee teaches an epitaxial, raised S/D region 278 (fig. 2D and col. 4, lines 41-43) is formed on substrate 21. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the invention of Gilton and Chang by an epitaxial S/D region as taught by Lee, in order to increase the electric current density by lowering the series resistance of source/drain extension (see Abstract).

### **Response to Arguments**

2. Applicant's arguments with respect to claims 21, 23-30, 32, 34, 35, 37, 39 and 40 have been considered but are most in view of the new ground(s) of rejection.

### Conclusion

3. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be

Application/Control Number: 10/605,100 Page 5

Art Unit: 2818

calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to David Vu whose telephone number is (571) 272-1798. The examiner can normally be reached on Monday-Friday from 8:00am to 5:00pm. If attempt to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith S can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR, Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DAVID VU PRIMARY EXAMINER